Tecnológico de Costa Rica
  • How to publish in Repositorio TEC?
  • Policies
  • Educational Resources
  • Contact us
    • español
    • English
  • English 
    • español
    • English
  • Login
View Item 
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended UserThis CollectionBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended User

My Account

LoginRegister

Statistics

View Usage Statistics

Verificación funcional de un controlador de memoria para un dispositivo médico implantable.

Thumbnail
View/Open
verificacion_funcional_controlador_memoria_dispositivo_medico_implantable.pdf (3.260Mb)
Date
2018
Author
Rodríguez-Mejía, Jean Carlo
Metadata
Show full item record
Abstract
When a design is made for a product that needs to have a stable and continuous operation and also that is not expected to fail, the fucntional operation of the devices must be checked before delivering them to the end user, in this case the microprocessor designed by the Escuela de Electrónica must be ensured that the operation is almost perfect since its application as part of implantable medical devices so it can ensure life or cause the death of the user. In order to ensure the proper functioning of these devices, the Universal Verification Methodology or UVM will be used to verify the function of this device, this methodology is used by the integrated circuits design industries, it will ensure that from design stages it is possible to verify the operation of up to the last component of this microprocessor; This document focuses on memory control and the design of the environment to be able to verify it. Palabras Clave: functional verification, UVM, verification, memory controller, code coverage, functional coverage.
Description
Proyecto de Graduación (Licenciatura en Ingeniería Electrónica) Instituto Tecnológico de Costa Rica, Escuela de Ingeniería Electrónica, 2018.
URI
https://hdl.handle.net/2238/10396
Share
       
Metrics
Collections
  • Licenciatura en Ingeniería Electrónica [500]

|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1

 

 


|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1