Tecnológico de Costa Rica
  • How to publish in Repositorio TEC?
  • Policies
  • Educational Resources
  • Contact us
    • español
    • English
  • English 
    • español
    • English
  • Login
View Item 
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended UserThis CollectionBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended User

My Account

LoginRegister

Statistics

View Usage Statistics

Diseño de un acelerador de hardware para simulaciones de redes neuronales biológicamente precisas utilizando un sistema multi-FPGA

Thumbnail
View/Open
diseno_acelerador_hardware_simulaciones_redes_neuronales_biologicamente_precisas_utilizando_sistema_multi_fpga.pdf (4.431Mb)
Date
2017
Author
Alfaro-Badilla, Jason kaled
Metadata
Show full item record
Abstract
An FPGA-synthesizable IP was implemented in order to compute a neural network using the extended Hodgkin-Huxley algorithm. An Euler aproximation algorithm written in the programming language C was used as input code, subject to synthesize the IP using the Vivado HLS Synthesis tool from Xilinx. The IP can work in parallel among several devices, so the computation is also parallelized, increasing thus the computational performance. The ZedBoard development board was used to test the generated IP. The software needed to manage the simulation programming initialization and data movement was implemented using di erent approaches: one using a bare metal implementation, and another using an embedded operating system. The interfaces used in the IP were the AXI4-Lite and AXI4-Stream, and a comparation of data transfer speeds was carried on. Also, some comparisons of performance between the implementation of the IP with the operative system and standalone system were carried on. Finally, the computational precision of the system was tested, using the C program as a reference.
Description
Proyecto de Graduación (Licenciatura en Ingeniería Electrónica) Instituto Tecnológico de Costa Rica, Escuela de Ingeniería Electrónica, 2017.
URI
https://hdl.handle.net/2238/10402
Share
       
Metrics
Collections
  • Licenciatura en Ingeniería Electrónica [500]

|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1

 

 


|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1