Tecnológico de Costa Rica
  • ¿Cómo publicar en el Repositorio TEC?
  • Políticas
  • Recursos Educativos
  • Contáctenos
    • español
    • English
  • español 
    • español
    • English
  • Login
Ver ítem 
  •   Página Principal
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • Ver ítem
  •   Página Principal
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • Ver ítem
JavaScript is disabled for your browser. Some features of this site may not work without it.

Listar

Todo el RepositorioComunidades & ColeccionesPor fecha de publicaciónAutoresTítulosPalabras clavesTipo de Recurso EducativoDestinatarioEsta colecciónPor fecha de publicaciónAutoresTítulosPalabras clavesTipo de Recurso EducativoDestinatario

Mi cuenta

AccederRegistro

Estadísticas

Ver Estadísticas de uso

Evaluation of Feature Extraction Techniques for an Internet of Things Electroencephalogram

Thumbnail
Ver/
Evaluation_feature_extraction_techniques_internet_things_electroencephalogram.pdf (1.853Mb)
Fecha
2016
Autor
Barahona-Pereira, David
Metadatos
Mostrar el registro completo del ítem
Resumen
The emerging paradigm of Internet of Things (IoT) is revolutionizing our life with the introduction of new services and the improvement of existing applications. IoT is covering an ever-increasing number of applications in di erent domains including healthcare. One speci c application in personal healthcare is the monitoring of the electrical activity in the brain using Electroencephalogram (EEG) with portable IoT devices. Due to portability and size constraints, most IoT devices are battery-powered which calls for energy-e cient implementation in both hardware and software along with an e cient use of the often limited resources. This work evaluates three di erent feature extraction techniques for an IoT EEG in terms of execution time, memory usage and power consumption. The techniques under study were explored and simulated leading to select FIR, Welch's method and DWT as the ones to be evaluated. The techniques were implemented on a MSP432P401R LaunchPad platform, where an evaluation procedure was developed to asses the code performance. The implementations were validated against simulated references and also optimized for speed, code size and power consumption. The result of the performed evaluation provides a valuable comparison between the techniques which can help any designer in choosing the right technique based on design objectives and resource constraints.
Descripción
Proyecto de Graduación (Licenciatura en Ingeniería Electrónica) Instituto Tecnológico de Costa Rica. Escuela de Ingeniería Electrónica, 2016.
URI
https://hdl.handle.net/2238/7259
Compartir
       
Métricas
Colecciones
  • Licenciatura en Ingeniería Electrónica [500]

|Contáctenos

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1

 

 


|Contáctenos

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1