Buscar
Mostrando ítems 1-6 de 6
Energy-Aware Signal Integrity Analysis for High-Speed PCB Links
(Institute of Electrical and Electronics Engineers Inc., 2015-05)
This paper proposes a novel approach to evaluate design alternatives for high-speed links on printed circuit boards. The approach combines evaluations of signal integrity and link input power. For a comprehensive analysis, ...
A WDM 4x28Gbps integrated silicon photonic transmitter driven by 32nm CMOS driver ICs
(OSA - The Optical Society, 2015)
A four-channel WDM silicon photonic transmitter with integrated lasers and modulators driven by low-power 32nm CMOS drivers, is demonstrated to operate at a data rate of 4×28Gb/s with BER<10-12 and power consumption of 10.0pJ/bit.
Design of a Prototype of Water Purification by Plasma Technology as the Foundation for an Industrial Wastewater Plant.
(Institute of Physics Publishing, 2015-03)
In order to mitigate the contamination of water sources due to the spill of sewage without any kind of treatment, mainly generated by the industrial sector; a prototype of water purification by plasma technology has been ...
30-Gb/s Optical Link Combining Heterogeneously Integrated III–V/Si Photonics With 32-nm CMOS Circuits
(Institute of Electrical and Electronics Engineers Inc., 2015-02)
We present a silicon photonics optical link utilizing heterogeneously integrated photonic devices driven by low-power advanced 32-nm CMOS integrated circuits. The photonic components include a quantum-confined Stark effect ...
Análisis y diseño de unidades de procesamiento de potencia para sistemas fotovoltaicos
(Instituto Tecnológico de Costa Rica, 2015)
Se presenta un documento en desarrollo que, pretender ser utilizado para fines educativos, con modelos matemáticos de los principales UPP utilizados para convertir distintos niveles y formas de onda de corriente continua ...
A WDM-Compatible 4 × 32-Gb/s CMOS-driven electro-absorption modulator array
(OSA - The Optical Society, 2015)
A four-channel electro-absorption-modulator array, driven by 32-nm CMOS drivers providing 2-V peak-to-peak output swing, operates with BER < 10-12 at a data rate of 4 × 32 Gb/s and dissipates 170 mW of power.