Tecnológico de Costa Rica
  • How to publish in Repositorio TEC?
  • Policies
  • Educational Resources
  • Contact us
    • español
    • English
  • English 
    • español
    • English
  • Login
View Item 
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended UserThis CollectionBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended User

My Account

LoginRegister

Statistics

View Usage Statistics

Diseño de un ambiente de verificación basado en la metodología UVM para un microprocesador RISC-V 32I

Thumbnail
View/Open
diseno_ambiente_verificacion_basado_metodologia_uvm_microprocesador_risc_v_231.pdf (1.841Mb)
Date
2018
Author
Rojas-Chacón, Daniel
Metadata
Show full item record
Abstract
The electronics engineering school in the Technology Institute of Costa Rica has now an investigation project with other universities in South America and Europe, they have been doing a design of a microprocessor wich is based on RISC-V architecture and its proposed to be used in medical applications to implanted devices as pacemakers or protesis. For that is necessary the implementation of test that verify the performance of any part inside of the microprocessor prior the fabrication. A functional verification environment should exist to send signals as needed to RTL and Reference Models of the device under test, later on it does the comparison between both responses and determines if ther is an error or not, so then if there is a design fault that is causing the issues. To make the verification environment it was necessary to use a methodology that allows the standardization in the design and the implementation, so it’s used the UVM methodology (Universal Verification Methodology) so
Description
Proyecto de Graduación (Licenciatura en Ingeniería Electrónica) Instituto Tecnológico de Costa Rica, Escuela de Ingeniería Electrónica, 2018
URI
https://hdl.handle.net/2238/10400
Share
       
Metrics
Collections
  • Licenciatura en Ingeniería Electrónica [500]

|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1

 

 


|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1