Tecnológico de Costa Rica
  • How to publish in Repositorio TEC?
  • Policies
  • Educational Resources
  • Contact us
    • español
    • English
  • English 
    • español
    • English
  • Login
View Item 
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
  •   Repository Home
  • Trabajos de Graduación
  • Biblioteca José Figueres Ferrer
  • Escuela de Ingeniería Electrónica
  • Licenciatura en Ingeniería Electrónica
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended UserThis CollectionBy Issue DateAuthorsTitlesKeywordEducational Resource TypeIntended User

My Account

LoginRegister

Statistics

View Usage Statistics

Diseño y Evaluación de Arquitecturas de Enrutador Basado en Tablas de Enrutamiento Estáticas Orientadas al uso en \Network on Chip

Thumbnail
View/Open
diseno_evaluacion_arquitecturas_enrutador_basado_tablas_enrutamiento_estaticas_orientadas_uso_network_on_chip.pdf (6.191Mb)
Date
2018
Author
Barquero-Retana, Luis Martín
Metadata
Show full item record
Abstract
This work presents an implementation of a parameterized router architecture based on static tables for its use on Network on Chip; For this, a parallel bus of parallel data input with central arbiter was designed, this was later described on System Verilog language, this bus was synthesized logically and physically to check and compare the results of power consumption, area usage and data latency, against other two buses of the project library. Once the functional test were done on the bus, it is used along with decoders, and the FIFOs made of Flip Flops present in the project library to develop a data router architecture. Finally an interconnection generator of type bidimensional net is described in System Verilog language, this architecture keeps exibility in parameters of: width and height of the net, data word width, destiny devise address bits and FIFOs depth.
Description
Proyecto de Graduación (Licenciatura en Ingeniería Electrónica) Instituto Tecnológico de Costa Rica, Escuela de Ingeniería Electrónica, 2018.
URI
https://hdl.handle.net/2238/10444
Share
       
Metrics
Collections
  • Licenciatura en Ingeniería Electrónica [500]

|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1

 

 


|Contact us

Repositorio Institucional del Tecnológico de Costa Rica

Sistema de Bibliotecas del TEC | SIBITEC

© DERECHOS RESERVADOS. Un sitio soportado por DSpace(v. 6.3)

RT-1