This work presents an implementation of a parameterized router architecture based on static tables for its use on Network on Chip; For this, a parallel bus of parallel data input with central arbiter was designed, this was ...