Show simple item record

dc.contributor.authorCarazo-Céspedes, Juan José
dc.date.accessioned2013-04-15T17:36:09Z
dc.date.available2013-04-15T17:36:09Z
dc.date.issued2013
dc.identifier.urihttps://hdl.handle.net/2238/3052
dc.descriptionProyecto de Graduación (Licenciatura en Ingeniería Electrónica). Instituto Tecnológico de Costa Rica. Escuela de Ingeniería Electrónica, 2013.
dc.description.abstractThis document synthetize the development of a Time-To-Digital Converter using a development board with a Virtex-5 FPGA. It describes the problem being solve, the institutions related, and the proposed solution. Is also explained how by an engineer study methodology the solution is made. Some of the designs implemented in the FPGA are the RS232 protocol, a signal generator using a PLL, RAM memories, etc. Different alternatives are suggested along the document for each functional block, as well all selections are substantiated. The selected converter corresponds to a linear TDC, and uses a delay line from the DSP slices. There are 48 DSP slices configured, not just by internal registers, but their location within the fpga. A deep study about TDCs and FPGAs functional blocks is made before the selection. The obtained results are exposed in this document; and based on this the conclusions are made.es
dc.language.isoeses
dc.publisherInstituto Tecnológico de Costa Ricaes
dc.subjectFPGA Virtex-5es
dc.subjectConvertidor de tiempoes
dc.subjectDiseño de interfazes
dc.subjectSistemaes
dc.subjectSeñaleses
dc.subjectProtocolo de comunicaciónes
dc.titleDesarrollo de un Convertidos de Tiempo A Digital sobre una Targeta de Desarrollo con FPGA Virtex-5es
dc.typelicentiateThesises


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record