Leveraging Modern Multi-core Processor Features to Efficiently Deal with Silent Errors

dc.creatorPérez, Diego
dc.creatorRopars, Thomas
dc.creatorMeneses, Esteban
dc.date2019-08-16
dc.date.accessioned2021-06-11T01:32:48Z
dc.date.available2021-06-11T01:32:48Z
dc.descriptionSince current multi-core processors are more com- plex systems on a chip than previous generations, some transient errors may happen, go undetected by the hardware and can potentially corrupt the result of an expensive calculation. Because of that, techniques such as Instruction Level Redundancy or checkpointing are utilized to detect and correct these soft errors; however these mechanisms are highly expensive, adding a lot of resource overhead. Hardware Transactional Memory (HTM) exposes a very convenient and efficient way to revert the state of a core’s cache, which can be utilized as a recovery technique. An experimental prototype has been created that uses such feature to recover the previous state of the calculation when a soft error has been found. The combination of HTM, Hyper-Threading and Memory Protection Extensions may further improve the performance, applicability and confidence of our technique.es-ES
dc.formatapplication/pdf
dc.identifierhttps://revistas.tec.ac.cr/index.php/memorias/article/view/4514
dc.identifier10.18845/mct.v0i0.4514
dc.identifier.urihttp://hdl.handle.net/2238/13107
dc.languagespa
dc.publisherInstituto Tecnológico de Costa Ricaes-ES
dc.relationhttps://revistas.tec.ac.cr/index.php/memorias/article/view/4514/4086
dc.sourceMemorias de congresos TEC; 2017: III Jornadas Costarricenses de Investigación en Computación e Informáticaes-ES
dc.source9978-9930
dc.source10.18845/mct.2017.0
dc.titleLeveraging Modern Multi-core Processor Features to Efficiently Deal with Silent Errorses-ES
dc.typeinfo:eu-repo/semantics/article
dc.typeinfo:eu-repo/semantics/publishedVersion
dc.typeartículo originales-ES

Files